Double patterning (DP) is today the main solution to extend immersion lithography to the 32 nm node and beyond. Pitch splitting process with hardmask transfer and spacer process have been developed at CEA-LETI-Minatec. This paper focuses on experimental data using dry ArF lithography with a k 1 factor of 0.20 ; the relative impact of each DP step on overlay and CD uniformity budgets is analyzed. In addition, topography issues related to the presence of the patterned hard mask layer during the second imaging step is also investigated. Tool-to-itself overlay, image placement on the reticle and wafer deformation induced by this DP process are evaluated experimentally and resulting errors on CD budget have been determined. CD uniformity error model developed by Nikon describing the relationship between CD and overlay in different DP processes is validated experimentally.
INTRODUCTION
Double patterning (DP) is today the main solution to extend immersion lithography to the 32 nm node and beyond. Among all existing DP solutions (vertical and horizontal pattern splitting, double exposure with non linear resist, intermediate etch in hardmask, freezing resist process, etc.), two techniques have emerged as the most likely production options: the spacer process for memory devices and the pitch splitting strategy with hardmask transfer for logic manufacturing. 1, 2 The main advantage of DP is that it does not require a new lithography technology; nevertheless DP processes face other challenges due to significant increases in process complexity, cost and more aggressive specifications for the exposure tools to achieve the required ITRS targets. Due to the presence of two lithography steps in DP process, tool overlay and image placement on the reticle may impact the pattern quality and can be therefore translated into CD errors. Furthermore, multiple lithography and etching steps may induce additional wafer deformations resulting in a degradation of overlay, and reduce overall productivity resulting in an increase of cost of ownership. This paper focuses on line DP process and spacer process constraints for their future transfer into manufacturing. After introducing the integration scheme retained in this study and the process conditions, lithography performances will be discussed in terms of process window (PW), CD uniformity (CDU) and line width roughness (LWR). In addition, topography issues related to the patterned hard mask layer during the second imaging step also impacts the aerial image in the resist. The impact of substrate topography in DP process is demonstrated in this paper. Then etch performances will be presented in terms of specific requirements, process optimization and process control. CD uniformity is more complex than single-step process as the final CD uniformity is a combination of the CD uniformities of the two exposures and etch steps, and is also impacted by any overlay error. We present here CD dispersion measured at each level of the DP and spacer process, and evaluate the impact of each step on CDU. Overlay is also clearly a critical parameter for double patterning. In this work we tried to decompose the overlay budget as overlay errors coming from the scanner, the reticle registration errors and the wafer deformation induced by deposition and etch processes. The relative impact of each contributor, determined experimentally, is analyzed. At last, in a previous paper a model has been proposed by Nikon to describe the relationship between CD and overlay in different DP processes. 3 CD dispersion and overlay budgets have been evaluated for DP and spacer processes, and solutions have been proposed to reach ITRS requirements for the 32 nm node. In this paper, the experimental validation of this model has been performed using dry ArF lithography with a k 1 factor of 0.20, and the effects of intermediate processing on the overall process budget have been investigated.
INTEGRATION SCHEME
Several DP processes have been described in previous papers. 3 Amongst these, DP with intermediate etch (Litho-EtchLitho-Etch, LELE) and spacer process are presented schematically in Fig. 1 .
LELE process
LELE scheme described in Fig.1 uses a positive tone resist process. The desired pattern is split into two patterns with approximately double the pitch of the desired pattern. After the first exposure, the wafer is developed and the resulting image is etched into a first hardmask stack after resist trimming (steps 1, 2). This is followed by a 2 nd litho (half pitch shifted) and 2 nd etch (steps 3, 4). Finally, the hardmask is used to transfer the pattern into the underlying layer. In addition to this basic process, the lines on the mask can be biased to maximize lithography process window including etch-trim process. Also, the final second line resist dimension has to be optimized due to potential etch1-etch2 bias. 
Spacer Processing
In spacer processing, the wafer is exposed only once. The self-aligned spacer scheme is similar to LELE during patterning steps 1 and 2. After transfer into a sacrificial hardmask, a conformal spacer layer is deposited on the sidewalls of the patterned hardmask and then etched back (steps 3, 4). The sacrificial hardmask is removed in step 5 before to use the spacer pattern as the final mask for subsequent etching (step 6). Because the sidewalls are deposited with nominal constant width, and uniformly on all sides of the exposed pattern, there are limitations on the final patterns that can be generated with this process. In addition, trim exposures may be required to eliminate undesired sidewall patterns. 
PROCESS CONDITION DESCRIPTION
DP lithography technology has been developed using positive tone ArF resist (177nm) on top of AR26 (RHEM) BARC (32nm) on 300mm wafer. Experiments were performed on a Nikon S307E dry ArF scanner (NA 0.85) interfaced to a Sokudo RF 3 track, and a LAM VERSYS Kiyo and Flex etching tool. All exposures have been performed using phase shift masks 6% att-PSM combined to a polarized dipolar illumination. The targeted imaging is similar to an immersion process, however, where 32 nm features imaged at >1.30 NA have a k 1 < 0.22, the 45 nm features targeted at 0.85 NA have a k 1 of 0.20. Metrology measurements have been performed on top view CD-SEM (Hitachi CG4000), cross-section SEM (Hitachi 5000), 3D-AFM (Veeco DIMENSION X3D) and overlay tool (KLA Tencor Archer 100).
For DP lithography, two hard masks are needed in order to transfer the two lithography patterns. The selected stack is composed of thin layers deposited with low temperature PECVD (30nm Si 3 N 4 on top of 20nm SiO 2 ) in order to limit topography and impact of profile on CDs and to fulfill the following requirements: -The resist thickness required to etch the hardmask with good CD and profile control -The selectivity between the hardmask material and the material of the device layer underneath the hardmask -Etch selectivity of top hardmask material over bottom hardmask material during 1 st etch -Topography created by top hardmask thickness after 1 st etch -Top hardmask consumption during 2 nd hard mask etch PECVD deposition at low temperature (400°C) is also more flexible for BEOL applications.
LITHOGRAPHY PERFORMANCES

Lithography process results
Features with a 1:1 duty cycle typically have significant larger PW than 1:3 duty cycle patterns as necessary in DP process, so overexposing dense features is a reasonable strategy to improve PW. 80 nm drawn features on a 180 nm pitch have been overexposed to target in 65 nm final resist features. Comfortable PW have been obtained with a depth of focus (DOF) of 430 nm at 5% exposure latitude (EL) at litho1 and DOF of 350 nm at 5%EL at litho2 (Figure 2 ). The PW reduction at litho2 is due to topography effects as will be showed in the next section ( §4.2). Inter-field CD uniformity has also been followed after litho steps. On all wafers observed, the CD dispersion (3σ) is around 2.6nm (L1) -3.3nm (L2) for 65 nm lines, well below ITRS requirement of about 10% of CD dispersion at 3sigma (4.5nm for 45nm DP process). 4 Line roughness has also been measured using 3D-AFM and top view CD-SEM techniques. Line Width Roughness (LWR) evaluation is not a trivial issue in lithography. Depending on the parameters used on the CD-SEM (magnification, number of integration frames, etc) very different values can be found for the same patterns. That is why LWR has also been measured using the 3D-AFM technique. In this case, the whole pattern side is scanned (not only top As expected, 3D-AFM gives much higher values and LWR is higher for the second exposure as observed on respective CD-SEM pictures ( Figure 3 ). This effect can be due to the pattern profiles modification where standing waves artificially increase the measured roughness value. Nevertheless LWR is quite small with this ArF resist compare to other commercial resists. Line profile has also been observed after litho1 and litho2 using 3D-AFM (Fig.4) . The pattern height is around 149nm which indicates a consequent top loss (post PAB thickness is 177nm). The sidewall angle is close to 90° relating a square profile which is important for the etching step. Pattern profile at litho2 seems to be slightly altered as a very characteristic CD increase is observed near 100nm height. This is due to the presence of topography as discussed in next section ( §4.2).
Process window
Measurement parameters : Scan length : 2µm x scan lines : 100
L1 Results
L2 results
Height : 149nm 144nm
CDtop : 55nm 56nm CDmiddle : 62nm 67nm CDbottom : 64nm 65nm SWA : 88° 89° 
Impact of topography
A specificity of LELE process is the presence of substrate topography at the wafer level during the second exposure. In order to better understand the induced phenomena, different topographies have been generated on a silicon substrate to evaluate the impact on the second litho mean CD, process window, CDU as well as pattern profiles. Wafers were processed to generate 45 nm features with pattern heights in hardmask of 15 nm, 30 nm, and 45 nm after etch1. The wafers were then recoated and the CD of the second litho was measured after development.
The first effect of the substrate topography is the non uniform thickness of the BARC layer which has a strong impact on the reflectivity control. Depending of the BARC properties two extreme configurations can be observed: a perfect planarization or a conformal deposition. Cross sections SEM of the silicon patterns after BARC deposition are presented on figure 5. BARC planarization is acceptable for 15nm height patterns but for higher topographies, silicon pattern have a very thin BARC layer on their top and the recess amplitude is amplified. BARC antireflective properties are probably strongly altered by the film thickness variation between the Si lines.
The impact of topography on CD and CDU has also been evaluated (Fig. 6 ). At the same exposure dose, the litho2 CD is increased when the topography increases. For small pattern height (15nm) the effect is small (ΔCD≈1nm) whereas the shift increases with the topography (3.5nm for 45nm pattern height). The dispersion (3σ) is also increased when pattern height increases. This could be related to the PW reduction observed at litho2 in Fig.2 . More than optical effects, resist development efficiency could also be reduced by a non planar substrate which can increase CD dispersion. These results explain the lithography performances shown in paragraph 4.1, where the dose-to-size is shifted toward higher doses and the CD uniformity is slightly higher for the second litho step. Finally, pattern profiles obtained on each substrate height have been compared by cross-section SEM (Fig. 7) . For 15nm height silicon patterns, resist profiles do not seem to be altered by the topography, but for larger topographies, we can see that the profiles are altered. In particular, for 45nm height silicon pattern, sidewalls are not vertical and the effect of standing waves effect can be observed.
Topography at the wafer level can have a strong impact on the litho2 properties. In particular, one can notice that the effects are limited up to 30nm topography and much more important for thicker pattern. By comparison with the BARC thickness, it seems that topography effects are limited as soon as BARC planarization is acceptable. That is why planarizing BARC development could be an interesting solution for double patterning process improvement. These experiments confirmed that the thin layer stack selected for LELE process is well suited to fully satisfy the aggressive CDU requirements associated with next-generation DP applications. 
ETCH PERFORMANCES
Optimization of the etching steps
Both Etch 1 & Etch 2 steps have been optimized in terms of resist budget margin to ensure pattern transfer into the hard masks without resist faceting which could potentially affect the hardmask (HM) profiles. The key parameters to achieve this goal are the BARC thickness and the BARC opening chemistry. Another challenge of the DP line process is the transfer of resist feature from litho2 into HM2 while transferring the patterned HM1 into HM2 during etch2 step. To achieve such a goal without consuming line1 profile, we had to carefully choose the BARC & HM2 etching chemistries in order to be selective enough to the HM1 material. 
STEP BY STEP PERFORMANCES THROUGH DOUBLE PATTERNING PROCESS
Step by step CD uniformity evolution
The impact of each process step on the global CDU has been evaluated. The evolution of respective CDU is shown in figure 10 . As already mentioned litho2 CDU is higher than litho1 one due to topography. Etch1 process increases slightly the dispersion of 0.4nm compared to litho1. However, we do not observe any specific signature induced by the etch process on the wafer. In addition 3σ values remain around 3nm throughout the DP line process achieving 45nm & 32nm CDU ITRS requirements. 
Impact of deposition, lithography and etch on overlay
The deposition of hardmask materials is performed at 400°C resulting in an induced stress on the wafer after cooling. This stress is partially relieved during etching of HM1, which results in a change in the distortion of the wafer. This distortion influence on the overlay budget deserves to be studied as it may alter the L2/L1 alignment. Table 2 reports (|mean|+3σ) overlay residuals as obtained after litho2 step when aligning L2 level on L1 level. Overlay measurement has also been performed after etch2 step. Table 3 gives the overlay raw data difference between etch2 and litho2 steps. The overlay signature is found to be very similar resulting in an overlay difference close to zero. As a conclusion, etch step has no additional impact on overlay budget in the DP process.
Overlay residuals after L2/L1
X (|mean|+3σ) 5.8 nm Y (|mean|+3σ) 7.1 nm Table 2 : Overlay residual data after litho Table 3 : Overlay raw data difference between etch and litho steps
RETICLE CD AND OVERLAY BUDGETS
The mask used in the study has been manufactured and specified by Toppan Photomasks to meet 45 nm requirements. The mask was written with an E-beam writer EBM-5000. Many specific DP features have been designed to address 45 and 32 nm technology nodes. The mask CD registration was performed with NANOSEM3 with a uniformity specification of +/-12 nm (at reticle scale). Image placement has been registered with a Vistec IPRO4 tool with specification of 12 nm (3σ), with an accuracy of 1.5 nm (3σ) using the ANOVA methodology. 6 CD mean-to-target and image placement have been determined on reticle locally and at long distance for 45nm and 32nm node dedicated DP features (table 4) . 7 Data are close to 32nm specifications for CD mean-to-target whereas image placement data are largely below 32nm specifications on our mask. Equivalent measurements have been performed on wafer. The direct comparison of CD and overlay results determined on reticle and on wafer, on identical DP features located at the same position, is shown in Figure 11 . The mask CD error is around 4 times lower than the wafer CDU after litho1 step on Si stack. The mask overlay error represents less than 10% of the wafer OVL budget. Table 4 : Reticle CD mean-to-target and image placement 
Intra-reticle uniformity 3σ (nm)
CD PERFORMANCES THROUGH SPACER PROCESS
Spacer patterning process integration
The process flow used to develop the spacer patterning strategy has been described in figure 1 and respective top view CD-SEM images are reported in Fig. 12 . This integration flow has been optimized in order to ensure a good pattern transfer through the spacer and to achieve the correct CD target. 5 The stack has been chosen in order to get the optimal optical properties to avoid any BARC layer and the lithography has been optimized directly on top of the SiOx/Carbon layer with a CD target of 65nm. Then resist trimming process has been applied to achieve a final CD of 45nm with vertical profiles. Finally the SiNx spacer has been selected to ensure acceptable deposition conformity and etching with minimum impact on the spacers width.
CD results
A pitch of 175nm with a final CD target of 45nm has been used for the purpose of the work. An overview of the evolution of the CD parameters (target, mean & 3σ) through the process integration flow is given on figure 12. Starting 
I I
from a 3σ litho~6 nm, there is no much degradation of the 3σ through the different process steps thanks to a good control of the uniformity at each step. Typical dimensions achieved at the end of the process integration flow are 45nm/47nm for the spacers width and 39nm/43.5nm for the spaces width. Sidewalls of ~45nm were achieved with good uniformities across the wafer (<3.2nm).
The final CD uniformities of the walls are better than the initial uniformities in lithography, showing the interest of such integration flow: the final uniformity of the walls is only depending on the uniformity of the spacer deposition.
THEORETICAL ERROR MODEL VALIDATION
In a previous paper a model has been proposed by Nikon to describe the relationship between CD and overlay in different DP processes. 3 CD dispersion and overlay budgets have been evaluated for DP and spacer processes, and solutions have been proposed to reach ITRS requirements for the 32 nm node.
CD uniformity for lines and spaces
In order to validate experimentally this line & space error model, 19 wafers have been processed with standard DP line process. For clarity reason, respective CD and dispersion values for line1, line2, space1 and space2 of only a sample of wafers are reported in Table 6 , as measured using top view CD-SEM after etch2 step. In order to validate the space model, a variation of spaces was necessary: various programmed x-translation offsets have been added. Respective overlay has also been measured for each wafer as reported in Table 6 . Mean raw data values are in concordance with programmed x-translation offsets considering an overlay error of ~5nm. CD-SEM data OVERLAY raw data Table 6 : Experimental CD-SEM and overlay data as used for error model validation; "L mean all" and associated "3σ all " represents the CD mean and standard deviation mean considering the two lines population and "SP mean all and associated "3σ all " represents the space mean and standard deviation mean considering the two spaces population.
i-CD uniformity for two populations of lines In this case there are two populations of lines with potentially different mean values. Assuming the CD uniformity is the same for the two exposures: All data are reported in the graph below (Fig. 13) and have been fitted using a linear curve of equation : y = 0.9974x + 0,0135 with a correlation factor R²=1. The line error model is validated experimentally.
ii-CD uniformity for two populations of spaces Assuming the CD uniformity and the standard deviation of the overlay are the same for each exposure, the resultant CD uniformity of the two exposures is: 
CD uniformity for Sidewall Process
For the sidewall process, the calculation is somewhat different. In this case, the final pattern is formed with one exposure process and one deposition process. CDU of the first set of lines is simply So the CD uniformity of a sidewall process is:
In the case where the final pattern is defined by the sidewalls themselves, the final CD uniformity only depends on the sidewall uniformity, and not on the lithography CD uniformity and overlay, i.e.:
A set of 6 wafers with varied CD target in lithography and varied spacer widths has been used to generate data points. These data points have been used to validate the equation (5) The line DP and spacer processes developed at CEA-LETI-Minatec have been optimized and characterized at each process step to reach ITRS requirements and to achieve a good process control. Litho parameters have been optimized to obtain the largest process window as possible and the best CD control. Thanks to hardmasks and BARC thicknesses adjustment and selective chemistry recipes, etch process developed allows both a good pattern transfer and an independent control of the two lines CDs. CD uniformity of the whole process remains around 3nm which is smaller than ITRS requirements for 45nm node and is near the 32nm node requirements. Substrate topography has a significant impact on line profile, CD, CDU and roughness, and has to be taken into account in the tuning of the DP process. Line DP process and spacer process have been decomposed step by step in order to follow CDU and overlay budgets evolution at each step. Whereas deposition may induce a wafer deformation that has to be taken into account on the second exposure alignment, no impact of etching has been revealed on overlay compared to litho step. Reticle CD errors and image placement have also been determined and remain below requirements. Moreover we have validated experimentally line and space CDU error model in both DP and spacer processes.
Finally the robustness of the 45nm DP process developed here related to good process control and good CDU throughout the DP process near the 32nm ITRS requirement makes it extendable to the 32nm node. The recent development of a new hard illumination in collaboration with Nikon has allowed CEA-LETI-Minatec to develop 32nm DP line process on a dry ArF scanner with a k 1 factor of 0.14 as shown in figure 16 . This is very promising for logic manufacturing. 
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